

650V SuperGaN® FET in TO-247 (source tab)

Description

The TP65H035G4WS 650V, 35 mΩ gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN™ platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.



Related Literature

- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration
TP65H035G4WS	3 lead TO-247	Source

TP65H035G4WS
TO-247
(top view)



Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic $R_{DS(on)eff}$ production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low Q_{RR}
- Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor



Key Specifications

V_{DSS} (V)	650
$V_{DSS(TR)}$ (V)	800
$R_{DS(on)eff}$ (mΩ) max*	41
Q_{RR} (nC) typ	150
Q_G (nC) typ	22

* Dynamic on-resistance; see Figures 19 and 20

TP65H035G4WS

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)	650	V
$V_{DSS(\text{TR})}$	Transient drain to source voltage ^a	800	
V_{GSS}	Gate to source voltage	± 20	
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$	156	W
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$ ^b	46.5	A
	Continuous drain current @ $T_c=100^\circ\text{C}$ ^b	29.5	A
I_{DM}	Pulsed drain current (pulse width: 10μs)	240	A
T_c	Operating temperature	Case	${}^\circ\text{C}$
T_J		Junction	${}^\circ\text{C}$
T_s	Storage temperature	-55 to +150	${}^\circ\text{C}$
T_{SOLD}	Soldering peak temperature ^c	260	${}^\circ\text{C}$


Notes:

- a. In off-state, spike duty cycle $D < 0.01$, spike duration $< 30\mu\text{s}$, none repetitive.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Max	Unit
$R_{\theta JC}$	Junction-to-case	0.8	${}^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient	40	${}^\circ\text{C}/\text{W}$

Circuit Implementation



Layout Recommendations: (See also [AN0009](#))
Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see [page 13](#))

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Simplified Half-bridge Schematic

Recommended gate drive: (OV, 12V) with $R_G = 30\Omega$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC_{DCL}) ^a	Recommended Switching Node RC Snubber (RC_{SN})
200 – 270Ω at 100MHz	$[4.7nF + 5\Omega] \times 2$	See note b and c below

Notes:

- RC_{DCL} should be placed as close as possible to the drain pin
- RC_{SN} is needed only if R_G is smaller than recommendations
- If required, please use 10Ω+100pF

TP65H035G4WS

Electrical Parameters ($T_J=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
$V_{DSS(BL)}$	Drain-source voltage	650	—	—	V	$V_{GS}=0\text{V}$
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V	
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	—	-6.5	—	mV/°C	$V_{DS}=V_{GS}, I_D=1\text{mA}$
$R_{DS(on)eff}$	Drain-source on-resistance ^a	—	35	41	mΩ	$V_{GS}=10\text{V}, I_D=30\text{A}$
		—	72	—		$V_{GS}=10\text{V}, I_D=30\text{A}, T_J=150^\circ\text{C}$
I_{DSS}	Drain-to-source leakage current	—	3	30	μA	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$
		—	20	—		$V_{DS}=650\text{V}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$
I_{GSs}	Gate-to-source forward leakage current	—	—	400	nA	$V_{GS}=20\text{V}$
	Gate-to-source reverse leakage current	—	—	-400		$V_{GS}=-20\text{V}$
C_{iss}	Input capacitance	—	1500	—	pF	
C_{oss}	Output capacitance	—	147	—		$V_{GS}=0\text{V}, V_{DS}=400\text{V}, f=1\text{MHz}$
C_{rss}	Reverse transfer capacitance	—	5	—		
$C_{O(er)}$	Output capacitance, energy related ^b	—	220	—	pF	
$C_{O(tr)}$	Output capacitance, time related ^c	—	380	—		$V_{GS}=0\text{V}, V_{DS}=0\text{V to } 400\text{V}$
Q_G	Total gate charge	—	22	—	nC	
Q_{GS}	Gate-source charge	—	8.4	—		$V_{DS}=400\text{V}, V_{GS}=0\text{V to } 10\text{V}, I_D=32\text{A}$
Q_{GD}	Gate-drain charge	—	6.6	—		
Q_{oss}	Output charge	—	150	—		$V_{GS}=0\text{V}, V_{DS}=0\text{V to } 400\text{V}$
$t_{D(on)}$	Turn-on delay	—	60	—	ns	
t_R	Rise time	—	10	—		$V_{DS}=400\text{V}, V_{GS}=0\text{V to } 12\text{V}, R_G=30\Omega, I_D=32\text{A}, Z_{FB}=240\Omega \text{ at } 100\text{MHz} \text{ (See Figure 15)}$
$t_{D(off)}$	Turn-off delay	—	94	—		
t_F	Fall time	—	10	—		
E_{off}	Turn off Energy	—	82	—	μJ	$V_{DS}=400\text{V}, V_{GS}=0\text{V to } 12\text{V}, R_G=30\Omega, I_D=32\text{A}, Z_{FB}=180\Omega \text{ at } 100\text{MHz}$
E_{on}	Turn on Energy	—	206	—	μJ	

Notes:

- a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions
- b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V
- c. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

TP65H035G4WS

Electrical Parameters ($T_j=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
I_s	Reverse current	—	—	29.5	A	$V_{GS}=0\text{V}$, $T_c=100^\circ\text{C}$ $\leq 25\%$ duty cycle
V_{SD}	Reverse voltage ^a	—	1.8	—	V	$V_{GS}=0\text{V}$, $I_s=32\text{A}$
		—	1.3	—		$V_{GS}=0\text{V}$, $I_s=16\text{A}$
t_{RR}	Reverse recovery time	—	59	—	ns	$I_s=32\text{A}$, $V_{DD}=400\text{V}$, $di/dt=1000\text{A}/\mu\text{s}$
Q_{RR}	Reverse recovery charge	—	150	—	nC	
$(di/dt)_{RM}$	Reverse diode di/dt ^b	—	—	3200	A/ μs	Circuit implementation and parameters on page 3

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Reverse conduction di/dt will not exceed this max value with recommended R_G .

TP65H035G4WS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 1. Typical Output Characteristics $T_J=25^\circ\text{C}$

Parameter: V_{GS}




Figure 2. Typical Output Characteristics $T_J=150^\circ\text{C}$

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics

$V_{DS}=20\text{V}$, parameter: T_J




Figure 4. Normalized On-resistance

$I_D=30\text{A}$, $V_{GS}=8\text{V}$

TP65H035G4WS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 5. Typical Capacitance

$V_{GS}=0\text{V}$, $f=1\text{MHz}$




Figure 6. Typical Coiss Stored Energy




Figure 7. Typical Qoiss




Figure 8. Typical Gate Charge

$I_{DS}=32\text{A}$, $V_{DS}=400\text{V}$

TP65H035G4WS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating
Pulse width $\leq 10\mu\text{s}$, $V_{GS} \geq 10\text{V}$




Figure 11. Forward Characteristics of Rev. Diode
 $I_S=f(V_{SD})$, parameter: T_J




Figure 12. Transient Thermal Resistance

TP65H035G4WS

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 13. Safe Operating Area $T_c=25^\circ\text{C}$




Figure 14. Inductive Switching Loss $T_c=25^\circ\text{C}$
 $R_g=30\Omega$, $V_{DS}=400\text{V}$

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit
(see circuit implementation on page 3
for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic $R_{DS(on)eff}$ Test Circuit




Figure 20. Dynamic $R_{DS(on)eff}$ Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003 : Printed Circuit Board Layout and Probing	

GaN Design Resources


The complete technical library of GaN design tools can be found at [transphormusa.com/design](#):

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

TP65H035G4WS


Mechanical

3 Lead TO-247 Package




TP65H035G4WS


Half-bridge Reference Schematic and PCB Layout



Half-bridge layout Sample (Top Layer)



Half-bridge layout Sample (Bottom Layer)



TP65H035G4WS

Revision History

Version	Date	Change(s)
0	1/17/2020	Preliminary Datasheet
1	3/28/2020	Completed datasheet
1.1	4/23/2020	Corrected Qg and Qg Curve
1.2	4/29/2020	Updated Qoss Curve
2.1	1/1/2021	Changed $V_{DSS(TR)}$ to 800V and added half-bridge layout recommendations
3.1	4/22/2021	added switching loss